F2RM PTO-1449 /				ATTY. DOCKET NO. AVI99-01	serial no. 09/316,699				
E CONFORMATION DISCLOSURE CITATION IN AN APPLICATION				APPLICANT William J. Dally et al.					
19 1999 É several sheets if necessary)				FILING DATE 05-21-99	GROUP 2781 2662				
ENT & TRA	U.S. PATENT DOCUMENTS								
EXAM- INER INI- TIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING D		
au	AA	4,933,933	06-12-90	Dally et al.	370 ·	60			
0,0	AB	5,088,091	02-11-92	Schroeder et al.	370	94.3			
aJ	AC	5,134,690	07-28-92	Samatham	395	200			
αJ	AD	5,172,371	12-15-92	Eng et al.	-370 -	6 0 0	20		
αJ	AE	5,408,469	07-18-95	Opher et al.	370	6€1 5	EC		
av	AF	5,444,701	08-22-95	Cypher et al.	370	-665-3	EIV		
av	AG	5,521,591	05-28-96	Arora et al.	340	826 5	8		
as	AH	5,532,856	07-02-96	Li et al.	359	119			
a	AI	5,581,705	12-03-96	Passint et al.	395	200.13			
ay	AJ	5,583,990	12-10-96	Birrittella et al.	395	200.01			
a/	AK	5,617,577	04-01-97	Barker et al.	395	800			
			FOREI	GN PATENT DOCUMENTS	ı				
ļ		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSLAT YES	NO	
	AL								
	AM								
	AN								
	AO								
•	AP				-				
	AQ			L				<u> </u>	
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)									
av	Glass, Christopher J. et al., "The Turn Model for Adaptive Routing," Proceedings of the 19th International Symposium on Computer Architecture, May 1992, pp. 278-287.								
al	AS	R. Rettberg et al., "Development of a Voice Funnel System: Design Report," Report No. 4098, August 1979, 149 pages.							
ON	AT	Dally, William, "Network and Processor Architecture for Message-Driven Computers," Chapter 3, VLSI and Parallel Computation, Edited by Robert Suaya et al., 1990, pp. 140-222.							
EXAMI	EXAMINER ANH-W LY DATE CONSIDERED 05/16/02								

FORM PTO-1449			ATTY. DOCKET NO. AVI99-01	SERIAL NO. 09/316,699						
PE	T1	FION DISCLOSUR N AN APPLICATIO	ON .	APPLICANT William J. Dally et al.						
AUG 19	1998 H	veral sheets if ne	cessary)	FILING DATE 05-21-99 -	GROUP 2662					
	U.S. PATENT DOCUMENTS SUB- FILING DATE INTER DOCUMENT NUMBER DATE NAME CLASS CLASS IF									
INER INI - TIAL	AUE	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE IF APPROPRIATE			
al	AA2	5,659,716	08-19-97	Selvidge et al.	395	500				
aU,	AB2	5,659,796	08-19-97	Thorson et al.	395	200.71				
ON/	AC2	5,355,372	10-11-94	Sengupta et al.	370-	60.1				
	AD					10				
	AE					M62	RE			
	AF						CE			
	AG					3 199 1A1L	CENED			
	АН					999 L R	Ō			
	AI	-				RDOM				
[AJ									
	AK									
			FOREI	GN PATENT DOCUMENTS						
						SUB-	TRANSLATION			
 	-	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	CLASS	YES NO			
 	AL					<u> </u>				
	AM		· · · · · · · · · · · · · · · · · · ·							
-	AN									
	AO									
	AP									
	AQ				<u> </u>					
	ı	OTHER DOCUMENT	S (Including A	uthor, Title, Date, Pertin	ent Page	es, Etc.)	-			
av	AU	Dally, William, "Virtual-Channel Flow Control," IEEE Transactions on Parallel and Distributed Systems, March 1992, pp. 194-205.								
av	ΑÝ	Dally, William et al., "The Torus Routing Chip," Distributed Computing, (1996) 1: pp. 187-196.								
a/	AW	Jesshope, Chris, "The MP1 Chip and its Application" Department of Electronic and Electrical Engineering, University of Surrey, Guildford, Surrey, GU2 5XH, UK pp. 47-54.								
EXAMII	NER A	nh-Vu Ly		DATE CONSIDERED	'16 / σ.	2				

FORM PTO-1449			ATTY. DOCKET NO. AVI99-01		SERIAL NO. 09/316,699			
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	C II	TION DISCLOSURE N AN APPLICATIO	N	APPLICANT William J. Dally et al.				
AUG 19	1999 v (S) se	everal sheets if nec	essary)	filing date 05-21-99	GROUP 2781			
U.S. PATENT DOCUMENTS								
EXAM- INER INI- TIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE IF APPROPRIATE	
•	AA							
!	AB						_	
•	AC							
	AD							
	AE					10	R	
	AF					C 2760 FAI	5 3	
	AG					78.	W II	
	AH					1	(S) (S)	
	AI				· · · · · ·	3		
	AJ						<u> </u>	
	AK							
		OTHER DOCUMENT	S (Including A	Author, Title, Date, Per	tinent Page	es, Etc.)		
av	AX	Kessler, R.E., et al., "CRAY T3D: A New Dimension for Cray Research," IEEE, 1993, pp. 176-182.						
av	AY	Dally, William, et al., "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks," IEEE Transactions on Computers, Vol. C-36, No. 5, May 1987 pp. 547-553.						
aV	AZ	Jesshope, Chris, et al., "The MP1 Network Chip," IEEE, 1992 pp. 338-348.						
6.	AR2	Dally, William J. et al., "The Reliable Router: A Reliable and High-Performance Communication Substrate for Parallel Computers," Proceedings of Parallel Computer Routing and Communication Workshop, Seattle, WA, May, 1994, pp 241-255.						
σV	AS2	Dally, William J. et al., "Architecture and Implementation of the Reliable Router," Proceedings of Hot Interconnects II, Stanford, CA, August 11-13, 1994, pp 122-133.						
0°V	AT2	Nuth Peter et al., "The J-Machine Network" Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors, Cambridge, MA, October 1992, pp. 420-423.						
a	AU2	Dennison, Larry R., "The Reliable Router: An Architecture for Fault Tolerant Interconnect", Ph.D. Thesis, MIT, Cambridge, MA, June 1996, pp. 1-444.						
EXAMI	NER /	Am-Vu L	/	DATE CONSIDERED	05/16/	02		

FORM PTO-1449				ATTY. DOCKET NO. AVI99=01	SERIAL NO. 09/316,699				
PE.	C	TION DISCLOSUR: N AN APPLICATIO	ИС	APPLICANT William J. Dally et al.					
AUG 191	1999 U SE	everal sheets if ne	cessary)	FILING DATE GROUP 2781 2662					
	- 		II C	. PATENT DOCUMENTS	<u></u>	~ <u>00</u>			
TENT & V			0.5	. PATENT DOCOMENTS		Ī			
EXAM- INER INI- TIAL	_	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE IF APPROPRIATE		
•	AA								
	AB					16	F		
•	AC					270	E		
	AD					00	Eľ		
	AE					14 P	ie Jel		
	AF		-			T A)		
	AG					2700 MAIL ROOM			
	АН								
	AI								
	AJ								
	AK								
		OTHER DOCUMENT	S (Including A	Author, Title, Date, Pert	inent Page	es, Etc.)			
αV	AV2	Parulkar, G., et al., "a ^I t ^P m: A Strategy for Integrating IP with ATM," Computer Communications Review, Vol. 25, No. 4, 10-1-95, pp. 49-58.							
αV	AW2	Robertazzi, T., et al., "Deflection Strategies for the Manhattan Street Network," Communications - Rising to the Heights, Denver, June 23-26, 1991, Vol. 3, 10-23-91, pp. 1652-1658, IEEE.							
α'n	AX2	Yang, C.S., et al., "Fault Tolerant Wormhole Routing In Hypercube Multicomputers," Microprocessing and Microprogramming, Vol. 35, No. 1/5, 09-01-92, pp. 667-672.							
C1	AY2	Stunkel, C.B., et al., "The SP2 High-Performance Switch," IBM Systems Journal, Vol. 34, No. 2, 1995, pp. 184-204.							
	AZ2								
	AR2								
	AS2								
EXAMI	NER /	Inh-Vu L	У	DATE CONSIDERED	5/16/	102			